Modular multilevel converter with modified half-bridge submodule and arm filter for dc transmission systems with DC fault blocking capability

Ahmed, Khaled Hani; Adam, Grain P.; Abdelsalam, Ibrahim A.; Aboushady, Ahmed A.

Published in:
IET Power Electronics

DOI:
10.1049/iet-pel.2018.5081

Publication date:
2018

Document Version
Author accepted manuscript

Link to publication in ResearchOnline

Citation for published version (Harvard):

General rights
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

Take down policy
If you believe that this document breaches copyright please view our takedown policy at https://edshare.gcu.ac.uk/id/eprint/5179 for details of how to contact us.

Download date: 04. Jul. 2024
Modular Multilevel Converter with Modified Half-Bridge Submodule and Arm Filter for DC Transmission Systems with DC Fault Blocking Capability

K.H. Ahmed¹, G.P. Adam¹, I. Abdelsalim², A.A. Aboushady³

1 Department of Electronics and Electrical Engineering, Faculty of Engineering, University of Strathclyde, 204 George Street, Glasgow, UK
2 Electrical and Control Department, College of Engineering and Technology, Arab Academy for Science, Technology and Maritime Transport, Cairo, Egypt
3 School of Engineering and Built Environment, Glasgow Caledonian University, 70 Cowcaddens Road, Glasgow, UK
*corresponding author: ahmed.aboushady@ieee.org

Abstract: Although a modular multilevel converter (MMC) is universally accepted as a suitable converter topology for the high voltage direct current (VSC-HVDC) transmission system, its dc fault ride performance requires substantial improvement in order to be used in critical infrastructures such as transnational multi-terminal dc (MTDC) networks. Therefore, this paper proposes a modified submodule circuit for modular multilevel converter that offers an improved dc fault ride through performance with reduced semiconductor losses and enhanced control flexibility compared to that achievable with full-bridge submodules. The use of the proposed submodules allows MMC to retain its modularity; with semiconductor loss similar to that of the mixed submodules MMC, but higher than that of the half-bridge submodules. Besides dc fault blocking, the proposed submodule offers the possibility of controlling ac current in-feed during pole-to-pole dc short circuit fault, and this makes such submodule increasingly attractive and useful for continued operation of MTDC networks during dc faults. The aforesaid attributes are validated using simulations performed in MATLAB/SIMULINK, and substantiated experimentally using the proposed submodule topology on a 4-level small-scale MMC prototype.

1. Introduction

At present the voltage source converter high voltage direct current (VSC-HVDC) transmission system offers a number of attractive features, which are well suited for multi-terminal dc grids [1-2]. Some of its attractive features for generic dc grids are: active or dc power reversal being achieved without change of DC link voltage polarity; resilience to ac side network faults without risk of commutation failure as with the line commutating counterpart. However, vulnerability of VSC-HVDC transmission systems to dc faults and absence of cost-effective fast acting dc circuit breakers capable of operating at high voltage restrict their applications to point-to-point connection [3-7].

With emergence of modular multilevel converter (MMC) in early 2000s as an attractive alternative to conventional two-level and active neutral-point clamped converters for high voltage applications [8-10], voltage source converters have drawn significant research interests from industry and academia. Modular multilevel converter provides a viable way to construct a high quality stepped approximation of sinusoidal ac voltage from large number of discrete voltage levels provided by submodule capacitors. Full-scale MMC with hundreds of submodules per arm presents a nearly perfect sinusoidal ac voltage to interfacing transformer, with approximately zero total harmonic distortion and extremely low-voltage gradient (dv/dt) [10]. However, the MMC, compared to conventional two-level converter, has some weaknesses such as its large semiconductor footprint and its energy storage which is nearly tenfold of the two-level converter of similar rating. This results in slow dynamic response compared to two-level converter. Since its conception, half-bridge (HB) and full-bridge (FB) submodules have received significant attention as they allow maximum modularity of the MMC power circuit, internal fault management, mass manufacturing, maintenance and ease of transportation. Half-bridge modular multilevel converter (HB-MMC) presents lower number of semiconductor switches in conduction path compared to the full-bridge modular multilevel converter (FB-MMC); thus, it has lower semiconductor losses [12]. Both HB-MMC and FB-MMC can operate continuously under unbalanced conditions and survive symmetrical and asymmetrical ac network faults (ac fault ride-through). Although the use of distributed submodule capacitors in HB-MMC improves its response to dc fault, its freewheeling diodes remain vulnerable to excessive current stresses and high di/dt during dc short circuit fault. FB-MMC offers dc fault blocking capability plus additional features such as operation with reduced dc voltage, which is critical for dc pole voltage restraining during pole-to-ground dc fault; and operation with positive and negative dc link voltages, which is vital in generic dc grids [11-12]. Unfortunately, all such attributes are superseded by the high cost of the HVDC converters and high switching/conduction losses. Therefore, major manufacturers have found difficulties in convincing utilities to adopt typical FB-MMC. In recent years, mixed submodule MMC (also known as optimised full-bridge MMC) has been presented as an alternative to typical FB-MMC, with even split between the HB and FB submodules. This corresponds to the minimum number of FB submodules needed to offer dc fault blocking, without exposing submodule capacitors and switching devices to excessive voltage stresses [13]. Generally, the number of HB and FB submodules in mixed submodule MMC could be selected to deliver custom features [14]. However, the use of...
two types of submodules may lead to limited compromise to modularity of the power circuit and increase the complexity of the modulation and control.

Apart from HB and FB submodules, there are several submodule configurations presented in [15-18] such as double clamped and three-level submodules that offer no additional benefits beyond that of the FB-MMC or mixed submodule MMC. Therefore, they are less likely to be adopted in practical systems due to the entanglements of these submodules, which have wider implications on the modularity of the power circuit, and in facilitation of continued operation during internal faults.

Other converter topologies that offer dc fault blocking are an alternative arm modular multilevel converter and a hybrid cascaded two-level converter with ac-side or dc-side full-bridge submodules [13, 19-20]. These types of converters are developed intentionally to optimise or lower converter footprint and conversion losses compared to the FB-MMC, but their modularity are compromised by the use of series connected IGBTs in the main power stage. At the present time, there are two competing approaches for multi-terminal dc grids and for clearing dc faults. The first approach is to use HB-MMC with fast acting dc circuit breakers to isolate dc faults within few milliseconds from fault initiation. But development of such fast dc circuit breaker is still in its early stages. A prototype of hybrid dc circuit breaker that can break dc current of up to 9kA within 2ms was tested at 80-kVdc [21], and this is far from today’s VSC-HVDC transmission systems dc operating voltage, which is up to 640 kV pole to pole, and with power handling capacity of 1 GW. The second approach is to use reverse blocking converters that can extinguish the fault current in semiconductor switches instantly [22-27], allowing the fault current in the dc side to decay; thus, the fault can be cleared using low-cost disconnectors. Some converters such FB-MMC and mixed submodule MMC offer an additional feature of extinguishing the fault current in the dc side instantly by providing counter voltage (brief reverse of dc link voltage). However, the main weakness of the latter approach is that it relies on complete collapse of the dc voltage, and this means the power exchange between converters connected to the affected dc grid would drop to zero during converter blocking and fault clearance period. Both of the above approaches for fault clearance are valid but the choice between them must be made on case by case, considering the merits and demerits of each approach.

This paper presents a modified submodule for the MMC that operates in similar manner to conventional HB submodule during normal operation and offers complete dc fault blocking. The proposed submodule offers dc fault blocking at a similar level of semiconductor losses as the minimum possible from mixed submodules MMC, but with much lower semiconductor footprint. Operational and control principles of the proposed submodule are explained in detail. It is also demonstrated that the MMC employing the proposed submodules can operate with reduced dc link voltage and survive dc fault without converter blocking and risk of damage. This is because the proposed submodule allows some level of controllability over ac current in-feed during dc fault. Such feature is attractive for continued operation of multi-terminal HVDC networks. The viability of this promising submodule is confirmed using simulations performed in MATLAB/SIMULINK and corroborated experimentally on scaled down prototype of 4-level MMC with 3 submodules per arm.

2. System configuration

Fig. 1 (a) shows a generic MMC. Submodules in the upper and lower arms of generic MMC can be replaced by any of the proposed configurations in Fig. 1 parts (b) and (c) for dc fault blocking capability. Notice that type 1 (Fig. 1 (b)) and type 2 (Fig. 1(c)) topologies use similar structure as the conventional HB submodule, except that the lead switch Sa is replaced by a composite switch with a bidirectional blocking capability. Types 1 and 2 topologies generate two voltage levels between ‘X’ and ‘Y’, $V_{sm}=0$ and $V_{sm}=Vc$; where $V_c$ represents submodule capacitor voltage. They generate voltage level $V_{sm}=0$ when their composite lead switches Sa are turned on and auxiliary switches Sx are turned off. When the current direction for the proposed submodule is assumed to be positive, the current conduction paths for type 1 and 2 topologies are summarised in Table 1 and Table 2, respectively. The main advantage of type 1 is using one gate driver per lead switch instead of two compared to type 2. However, Table 1 shows that the type 1 submodule inserts two diodes and one IGBT in conduction path when synthesizing voltage level $V_{sm}=0$; thus, increases the semiconductor losses of the MMC that employs type 1 submodule. For this reason, type 1 submodule will be abandoned in favour of type 2 submodule which more efficient as it inserts one diode and one IGBT in conduction path for both arm current polarity when the submodule capacitor is being bypassed. Therefore, type 1 submodule will not be investigated further in this paper; instead, the focus will be only on type 2 submodule. Type 2 submodule inserts only one semiconductor switch (diode or IGBT) into conduction path when generating voltage level $V_{sm}=V_c$ as in conventional HB submodule. From the above discussions, it can be concluded that the MMC that uses type 2 topology presents the same number of semiconductor switches in conduction path per phase as mixed submodules MMC when 50% of its submodules are of FB type.

### Table 1 Summary of current conduction paths of type 1 submodule and their influence on the capacitor voltage

<table>
<thead>
<tr>
<th>Voltage level</th>
<th>Polarity of arm current ($I_{arm}$)</th>
<th>Current path</th>
<th>Capacitor voltage ($V_c$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{sm}=0$</td>
<td>$I_{arm}&gt;0$</td>
<td>$D_sD_a$</td>
<td>Unchanged</td>
</tr>
<tr>
<td></td>
<td>$I_{arm}&lt;0$</td>
<td>$D_sD_a$</td>
<td></td>
</tr>
<tr>
<td>$V_{sm}=V_c$</td>
<td>$I_{arm}&gt;0$</td>
<td>Freewheeling diode</td>
<td>Charge</td>
</tr>
<tr>
<td></td>
<td></td>
<td>of composite switch $S(T_a)$</td>
<td></td>
</tr>
<tr>
<td></td>
<td>$I_{arm}&lt;0$</td>
<td>IGBT of composite switch</td>
<td>Discharge</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$S(T_a)$</td>
<td></td>
</tr>
</tbody>
</table>

### Table 2 Summary of current conduction paths of type 2 submodule and their influence on the capacitor voltage

<table>
<thead>
<tr>
<th>Voltage level</th>
<th>Polarity of arm current ($I_{arm}$)</th>
<th>Current path</th>
<th>Capacitor voltage ($V_c$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{sm}=0$</td>
<td>$I_{arm}&gt;0$</td>
<td>$T_1D_3$</td>
<td>Unchanged</td>
</tr>
<tr>
<td></td>
<td>$I_{arm}&lt;0$</td>
<td>$T_2D_3$</td>
<td></td>
</tr>
<tr>
<td>$V_{sm}=V_c$</td>
<td>$I_{arm}&gt;0$</td>
<td>Freewheeling diode</td>
<td>Charge</td>
</tr>
<tr>
<td></td>
<td></td>
<td>of composite switch $S(T_a)$</td>
<td></td>
</tr>
<tr>
<td></td>
<td>$I_{arm}&lt;0$</td>
<td>IGBT of composite switch</td>
<td>Discharge</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$S(T_a)$</td>
<td></td>
</tr>
</tbody>
</table>
3. Proposed protection against overvoltage

As in FB submodules, the proposed submodule achieves dc fault blocking (stops ac grid contribution to dc fault) by inhibiting the gating signals to the converter switches. However, the main drawback of the proposed submodule is that there are no conduction paths when arm currents are negative at the instant of converter blocking. This may create significant overvoltage in converter arms, which may destroy semiconductor switches [28]. The main countermeasure adopted in this paper is the use of high-pass RC filters across the arm inductors to provide path for the upper and lower arm currents at instant of converter blocking. Fig. 2 presents illustration of conduction paths in MMCs with FB submodule and proposed type 2 submodule when gating signals are inhibited, using one phase leg, with red arm currents refer to positive direction and blue arm currents refer to negative direction. When phase ‘a’ upper arm current \(i_{a1}\) is negative, the arm current cannot flow through any of the proposed submodules as each submodule inserts at least one reversed biased diode in conduction path. Therefore, the only viable conduction path will be through the high impedance path being provided by the high-pass RC filter that intends to dissipate the stored energy in the arm inductors in the resistance of the RC filter and with any excessive energy due to overvoltage will be absorbed by the surge arrester. To minimize the loss in the RC branch at power frequency range, the parameters of the high-pass filter (HPF) must be selected such that the RC branch presents high impedance at frequencies below 200Hz, while allowing high frequency currents at the instant of blocking to be diverted to the RC branch, see frequency response in Fig. 3. Recall that the HPF cut-off frequency \(\omega_c\) is \(\omega_c = 1/R_F C_F\) where, \(R_F\) and \(C_F\) are filter resistance and capacitance. The impedance at fundamental frequency is \(Z_0 = \sqrt{R_F^2 + 1/\omega_c^2 C_F^2}\) , and when the filter cut-off frequency is expressed as multiple fundamental frequency as \(\omega_c = n\omega_0\) , the filter impedance at fundamental frequency could be approximated by \(Z_0 = R_F \sqrt{1+n^2}\) .

The maximum current flow through the RC filter depends on the clamping voltage \(V_{\text{clamp}}\) of the surge arrester (50kV is assumed in this paper), and dominant frequency of the oscillatory arm current that would be diverted to the RC branch at the instant of the IGBT blocking. For example, with \(R_F=1.6k\Omega\) and \(C_F=285nF\) , \(n=\omega_c/\omega_0\approx 7\) , which indicates \(Z_0=11.3k\Omega\) (high enough to suppress fundamental current in the HPF to near zero; hence minimizes the steady-state losses). The maximum current in the RC branch is \(V_{\text{clamp}}/\sqrt{R_F^2 + (1/\omega_c^2 C_F^2)}\) , where \(\omega_0\) is the frequency of the resonance that may arise during converter blocking.

4. Modulation and control strategies

In this paper, the nearest level modulation is used and Marquardt’s capacitor voltage balancing technique is embedded in the inner control loop of the proposed MMC.
The proposed control allows regulation of the submodule capacitor voltages to be coupled to the input dc link voltage by maintaining the dc component of the insertion function \( m_a = \frac{1}{N} \times V_d / \sqrt{3} \), \( V_d \) is the dc link voltage, \( \bar{V}_c \) is the average submodule capacitor voltage) fixed at unity \((m_a=1)\) as shown in Fig. 4. From the basic definition of \( m_a \), this makes the submodule capacitor voltages follow the input dc link voltage as it varies according to \( \bar{V}_c = \frac{1}{N} \times V_d \). The main advantage of this method is that it does not expose converter switching devices to extra current stresses as long as the minimum dc link voltage remains above the peak line-to-line voltage imposed by the interfacing transformer at the converter terminals. However, the main drawback of this method is that the converter active and reactive powers exchanges with the ac network become increasingly coupled to the dc link voltage.

### 4.2. System Equations

Based on phase ‘a’ current polarities in Fig. 1(a), the differential-mode current represents converter output phase ac current \((i_a)\) and is given by:

\[
i_a = i_{a1} - i_{a2}
\]  

(1)

where \( i_{a1} \) and \( i_{a2} \) are the currents flowing in the upper and lower arms respectively. Similarly, the common-mode current that represents the shared or circulating current component between the upper and lower arms is:

\[
i_{cm} = \frac{1}{2}(i_{a1} + i_{a2})
\]  

(2)

The instantaneous voltages across the submodule of the upper (positive) and lower (negative) arms of phase ‘a’ \( v_{a1}(t) \), and \( v_{a2}(t) \) are:

\[
v_{a1}(t) = \gamma'_{a}(t) \sqrt{3} \bar{V}_c, v_{a2}(t) = \gamma''_{a}(t) \sqrt{3} \bar{V}_c
\]  

(3)

where \( \gamma'_{a} = \frac{1}{2} N(m_a - m \sin(\alpha + \delta)) \), \( \gamma''_{a} = \frac{1}{2} N(m_a + m \sin(\alpha + \delta)) \)

Using KVL, the MMC internal dynamics due to fundamental and circulating currents can be expressed as:

\[
L_d \frac{di_{aw}}{dt} + R_j i_{aw} = \frac{1}{2} V_d - \frac{1}{2} (v_{a1} + v_{a2})
\]  

(4)

\[
\frac{1}{2} L_d \frac{di_{aw}}{dt} + \frac{1}{4} R_j i_a = -\frac{1}{2} (v_{a1} - v_{a2}) - v_{aw}
\]  

(5)

After transforming three-phase version of (4 and 5) into d-q synchronous reference frame, the following equations are obtained:

\[
(L_e + \frac{1}{2} L_p) \frac{di_{d}}{dt} = -(R_e + \frac{1}{2} R_p) i_d + \omega(L_p + \frac{1}{2} L_e) i_q + \frac{1}{2} m \bar{V}_c \cos \delta
\]  

(6)

\[
(L_e + \frac{1}{2} L_p) \frac{di_{q}}{dt} = -(R_e + \frac{1}{2} R_p) i_q - \omega(L_p + \frac{1}{2} L_e) i_d - \frac{1}{2} m \bar{V}_c \sin \delta
\]  

Based on (6), the inner current controller that regulates the fundamental current in synchronous reference frame is designed using similar procedures as described in [27, 30]; while the circulating current controller is designed using similar procedures described in [11].

### 5. Performance evaluation

This section utilises MMC that employs 22 proposed submodules per arm to illustrate its steady-state and transient response to reduced dc voltage operation and dc network faults as shown in Fig. 5. The system parameters are listed in Table 3.

#### 5.1. Reduced dc Voltage Operation

This subsection aims to demonstrate a reduced dc voltage operation of the MMC that employs the proposed submodule. The dc link voltage \((V_d)\) is initially set at rated (320kV) and converter is commanded to inject 160 MW at unity power factor into the ac grid (G) at the point of common coupling B. At time \( t=0.75s \); the dc link voltage is reduced gradually from 320kV to 200kV, then at \( t=1.5s \), the dc link voltage is returned back gradually to 320kV. Fig 6(a) shows that although the active power command is constant, the injected active power into the ac grid reduces with the dc link voltage (Fig. 6(b)). Notice that any reduction in
converter dc link voltage will be associated with reduction of fundamental converter voltage \(V_{dc}=2mV_{dc}\) at converter terminal; therefore, converter control would act immediately to increase modulation index in attempt to keep constant output active power by increasing \(I_p\). In the case of large reduction in dc link voltage, converter control system would increase the modulation index to its upper limit, and control over active power will be temporary lost, leading to noticeable reduction in converter active power output as depicted in Fig. 6(a). Fig. 6 parts (c) and (d) show converter three-phase output currents and sample of phase ‘a’ upper and lower arm currents. Fig. 7(a) shows that the submodule capacitor voltages follow the dc link voltage when dc component of the modulation functions is kept fixed at 1. When comparing the plots for the voltage developed across the upper and lower arms of phase \(v_{a1}\) and \(v_{a2}\) during steady-state operation at rated dc link voltage (320kV) to that at reduced dc link voltage (200kV) as shown in Fig. 7 parts (b) and (c), it can be noticed that the \(v_{a1}\) and \(v_{a2}\) in the latter case are clamped due to modulation index saturation. Line-to-line ac voltage waveform in Fig. 7(d) shows that the converter output voltage is not significantly distorted when its residual dc link voltage remains above the critical voltage (peak of line-to-line voltage), even though its modulation index available for voltage control is saturated to maximum limit. Additional scenario (reduction of dc link voltage to 25% of the rated voltage) is simulated to present that the proposed MMC would not result in large and uncontrolled ac current in-feed from the ac grid as in the HB-MMC. In this case, reduction of the dc link voltage is initiated at \(t=0.75s\) and command for dc voltage restoration to rated dc voltage is given at \(t=1.8s\), and the rest of system operating conditions remain as in the previous case. Fig. 8 shows that although the dc link voltage falls below the peak line voltage, the proposed submodule allows the converter to retain some degree of controllability over active and reactive powers. This is because the lead switches in the proposed submodules remain fully controllable despite the fall of the converter dc link voltage to lower than the peak of the line-to-line ac voltages at converter terminal. Notice that the loss of controllability over the active power as the converter is unable to synthesize the interfacing transformer fundamental voltage at its terminals when the modulation index is saturated. This results in limited over-current in the ac side and in the converter upper and lower arms as shown in Fig. 8 parts (c) and (d). The plot for the submodule capacitor voltages displayed in Fig. 9(a) shows that the capacitor voltages follow the dc link voltage. Fig. 9 parts (b) and (c) show voltage developed across phase ‘a’ upper and lower arm voltages and their zoomed version during reduced dc link operation. The above discussions show that the proposed MMC experience limited overcurrent during collapse of dc link voltage, and this feature is attractive for continued operation of multi-terminal HVDC networks using low cost mechanical dc circuit breakers and small size dc decoupling inductors compared to that in [31].

5.2. Response to dc Network fault

5.2.1. Without Converter Blocking

This subsection examines the proposed MMC ride through dc fault capability, without converter blocking (pre-fault conditions remains the same as in previous subsection). The test network in Fig. 5 is subjected to solid pole-to-pole dc fault at \(t=1s\), with 100ms duration. When the fault is detected, converter output active power is reduced to zero immediately and the power transfer is resumed gradually by ramping up converter output active power at \(t=1.4s\) (300ms from the fault clearance). Fig. 10 parts (a), (b) and (c) show converter dc link voltage, three-phase output currents and upper and lower arm currents. Observe that although the dc link voltage has collapsed compared to peak of the phase voltage, the current stresses in the converter switches remain within acceptable limits. The submodule capacitor voltages are shown in Fig. 10(d).

5.2.2. With Converter Blocking

This subsection illustrates the dc reverse blocking of the MMC with the proposed type 2 submodules, assuming the same pre-fault operating conditions as previous subsections.

Fig. 5. Proposed test system of HVDC link that employs MMC with the proposed submodules.

Table 3 Test system parameters

<table>
<thead>
<tr>
<th>Converter rated parameters</th>
<th>Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC link voltage</td>
<td>520kV</td>
</tr>
<tr>
<td>Active power rating</td>
<td>200MW</td>
</tr>
<tr>
<td>Reactive power rating</td>
<td>60MVAR</td>
</tr>
<tr>
<td>submodule capacitance</td>
<td>1.25mF (43.6ms)</td>
</tr>
<tr>
<td>Arm inductor</td>
<td>25mH</td>
</tr>
<tr>
<td>Number of submodule per arm</td>
<td>22</td>
</tr>
<tr>
<td>Nominal submodule capacitor voltage</td>
<td>14.5kV</td>
</tr>
</tbody>
</table>

AC System Parameters

| AC grid voltage            | 400kV  |
| AC grid three-phase short circuit level | 20000MVA |
| AC grid X/R                | 16     |
| AC grid frequency          | 50 Hz  |

Interfacing transformer rated parameters

| Interfacing transformer rated power | 210MVA |
| Interfacing transformer voltage ratio | 400kV/132kV |
| Interfacing transformer leakage resistance | 20% |
| DC line parameters             |        |
| DC cable length                | 50km   |
| DC cable resistance            | 1.27mΩ/km |
| DC cable inductance            | 0.93mH/km |
| DC cable capacitance           | 0.095μF/km |
| High-pass filter resistance \((R_f)\) | 1.6kΩ |
| High-pass filter capacitance \((C_f)\) | 285nF |
A temporary solid pole-to-pole dc short circuit is applied at \( t=1s \), converter blocking is activated after 50\( \mu s \) from fault inception, fault is cleared at \( t=1.1s \), converter is de-blocked at \( t=1.2s \), and power transfer is resumed at \( t=1.4s \) by ramping the converter output power gradually from zero to pre-fault condition (160MW at unity power factor). Fig. 11 parts (a), (b) and (c) show converter dc link voltage, three-phase output currents and upper and lower arm currents. Observe that converter blocking is sufficient to force the currents in the converter switches to zero; thus, eliminating the risk of switches failure due to grid contribution. The plots of the submodule capacitor voltages are in Fig. 11(e). It is obvious that the proposed MMC is able to block dc fault, without exposing converter arms to excessive voltage stresses. Fig. 12(a) shows the RC branch current. It can be seen that the RC branch draws negligible current during steady-state operation and provides path for the current at converter blocking. Fig. 12(b) shows with snubber resistance and capacitance in Table 3, the worst-case transient power loss per RC branch at fault inception and clearance, which it is about 150kW per phase leg.

6. System comparison

Results of analytical semiconductor loss comparison for MMCs with half-bridge, full-bridge, double submodules and the proposed submodules are shown in Table 4, considering two operating points, and assuming 4.5kV IGBTs (T1800GB45A) and 50\% device utilization (2.25kV per device). The analytical loss estimations of the MMCs that employ the proposed submodules are verified using simulation results. See that the MMC with type 2 submodule has similar semiconductor loss as that of the MMCs with mixed submodules or three-level double clamped submodules. Additionally, the costs comparison presented in
Table 5 is calculated based on the practical approach described in [32]. Table 5 shows that the approximate semiconductor cost of the MMC with the proposed cell is practically the same as the mixed cell MMC, and with both appear to offer marginally lower costs than that of the MMC with double clamped cell. This is because the double clamped cell uses additional blocking diodes.

It is worth mentioning that during simultaneous energization of the submodule capacitors and dc circuit, a small auxiliary dc power supply should be embedded in each submodule to turn on the switch $T_{c2}$ only during start-up then the power will be supplied via the submodule capacitors as normal.
Fig. 10. *Simulation results at pole-to-pole dc short circuit fault without converter blocking* (a) DC link voltage (b) Converter three-phase output currents, (c) Upper and lower arm currents of the three phases, (d) Submodule capacitor voltages.

Fig. 11. *Simulation results at dc reverse blocking of the converter*; (a) DC link voltage (b) Converter three-phase output currents, (c) Upper and lower arm currents of the three phases, (d) Submodule capacitor voltages.

Fig. 12. *Simulation results at dc reverse blocking of the converter*; (a) Current in the RC branch across phase ‘a’ arm reactors, and (b) Power dissipation in the high-pass filter branch across the upper and lower arm inductors.
Table 4 Modular multilevel converter topologies comparison (320kV dc link voltage, 209MVA converter, with rated active and reactive powers of 200MW and ±60MVar, rated ac voltage interfacing transformer imposes at converter terminal is 132kV, switching devices’ parameters are: \( V_{T0}=1.82V \), \( V_{PD}=2.27V \), \( r_F=1.2m\Omega \) and \( r_D=1.07m\Omega \)).

<table>
<thead>
<tr>
<th>Converter type</th>
<th>On-state losses</th>
</tr>
</thead>
<tbody>
<tr>
<td>MMC with mixed submodules</td>
<td>P=200MW and Q=0</td>
</tr>
<tr>
<td>MMC with half-bridge submodules</td>
<td>1.46MW (0.703%)</td>
</tr>
<tr>
<td>MMC with full-bridge submodules</td>
<td>0.91MW (0.437%)</td>
</tr>
<tr>
<td>MMC with 3-level submodules (double clamped)</td>
<td>1.82MW (0.875%)</td>
</tr>
<tr>
<td>MMC with type-2 submodules</td>
<td>analytical</td>
</tr>
<tr>
<td></td>
<td>simulation</td>
</tr>
</tbody>
</table>

Table 5 Cost comparison with modular multilevel converter topologies (320kV dc link voltage, 209MVA converter, 4.5kV IGBTs (T1800GB45A) and 50% device utilization (2.25kV per device))

<table>
<thead>
<tr>
<th>Converter type</th>
<th>Cost (£/kVA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>MMC with mixed submodules</td>
<td>148</td>
</tr>
<tr>
<td>MMC with half-bridge submodules</td>
<td>99</td>
</tr>
<tr>
<td>MMC with full-bridge submodules</td>
<td>198</td>
</tr>
<tr>
<td>MMC with 3-level submodules (double clamped)</td>
<td>173</td>
</tr>
<tr>
<td>MMC with proposed type-2 submodules</td>
<td>148</td>
</tr>
</tbody>
</table>

7. Experimental results

This section uses low power rated single-phase prototype of the proposed MMC with three submodules per arm as shown in Fig. 13(a). Modulation, capacitor voltage balancing algorithm and proposed control system were implemented via a 32-bit Cypress microcontroller (CY8CKIT-050 PSoC® 5LP). Due to low number of submodules per arms, a pulse width modulation with relatively high switching frequency of 2kHz is adopted. MMC submodule capacitance and arm inductance are 2.2mF and 3mH, and dc link voltage is fixed at 160V during normal operation and emulated dc faults, with and without converter blocking. Fig. 13(b) displays schematic diagram of the prototype of the proposed converter, where ac side filter inductance \( L_f=1mH \) and capacitance \( C=20\mu F \). Two experimental scenarios considered in this section are simulated pole-to-pole dc fault without and with converter blocking. Fig. 14 shows experimental waveforms obtained when the proposed converter is subjected to simulated pole-to-pole dc fault, with duration of 250ms. In pre-fault condition, the converter is fed from a programmable dc power supply, with \( V_{dc}=160V \), switches \( S_N \) and \( S_P \) are on and off respectively. The temporary fault is initiated by commanding the dc power supply to reduced its dc output voltage \( (V_{dc}) \) from 160V to 53V \( (\frac{1}{2}\times160V) \), and switch \( S_P \) is turned on to connect the bleeding resistance \( (R_{fault}=12\Omega) \) across the dc link in order to consume the active power that may flow from the ac grid toward the dc side during the period when \( (\frac{1}{2}V_{dc}) \) is lower than the peak of the phase ac voltage at converter terminal. The fault clearance instant is simulated by disconnection of bleeding resistance \( (R_{fault}) \) and fast increase of the \( V_{dc} \) to 160V. Fig. 14(a) displays the dc link voltage \( (V_{dc}) \) superimposed on the phase ac voltage \( (v) \) measured at the low-voltage side of the interfacing transformer. Fig. 14 parts (b) and (c) present converter output phase current, and its associated upper and lower arm currents respectively. Observe that although the dc link voltage has collapsed compared to peak of the phase voltage \( (V_a>>\frac{1}{2}V_{dc}) \), the current stresses in the converter switches remain within tolerable limits, and the capacitor voltage balancing method is able to keep the submodule capacitor voltages to follow the dc link voltage. These results are in line with the simulation results presented in section V.

Fig. 13. Experimental test rig: (a) Prototype of the proposed MMC, and (b) schematic diagram of the prototype.

In addition, it can see be seen that during fault ride through without converter blocking, the residual dc link voltage and submodule capacitor voltages become insufficient to synthesize the ac voltage imposed at converter terminal by the interfacing transformer, and these have resulted in noticeable distortions in the converter output voltage. Fig. 15 presents experimental waveforms of the proposed converter during simulated pole-to-pole dc fault and converter blocking is activated. Fig. 15(a) shows dc link voltage \( (V_{dc}) \) superimposed on the phase voltage \( (v) \). Fig. 15 parts (b) and (c) present output phase current \( (i_p) \) measured at low-voltage side of the interfacing transformer, and superimposed on the upper and lower arm currents. Observe
that the proposed converter has stopped grid contribution to dc fault as the arm currents and output phase current drop to zero as converter blocking is activated. The traces for the submodule capacitor voltages displayed in Fig. 15(d) remain unchanged during converter blocking as expected, and exhibit short curation voltage dip due to brief period of mismatch between residual submodule capacitor voltages at the instant of converter blocking and $V_{dc}/N$ at the instant of converter de-blocking. These experimental results support the simulation results of the proposed converter.

Fig. 14. Experimental waveforms during simulated pole-to-pole dc fault, without considering converter blocking: (a) Converter dc link voltage ($V_{dc}$) superimposed on output phase voltage ($v_s$) measured at low-voltage side of the interfacing transformer, (b) Output phase current measured at low-voltage side of the interfacing transformer, and (c) Submodule capacitor voltages.

Fig. 15. Experimental results at pole-to-pole dc fault (converter blocking): (a) Converter dc link voltage ($V_{dc}$) superimposed on the phase voltage ($v_s$), (b) Output phase current ($i_s$) superimposed on the upper and lower arm currents ($i_{a1}$ and $i_{a2}$), and (c) Samples of submodule capacitor voltages (two capacitor voltages from each arm).

8. Conclusion
This paper proposed a modified half bridge submodule circuit that could be used to improve dc fault survival of modular multilevel converter. Operating principle of the proposed submodule was explained, including control structure. The viability of the proposed submodule was verified using simulations performed on MATLAB-SIMULINK environment, considering dc fault ride through of one terminal of the VSC-HVDC that employs MMC with 22 submodules per arm. The validity of the presented simulation results was validated by experimental results obtained from small scale prototype of single-phase MMC that employs 3 submodules per arm. The presented simulation and experimental results indicate that the MMC which uses the proposed submodule can ride through dc faults with and without converter blocking. These are achieved while producing less semiconductor losses than FB-MMC and comparable with mixed submodules MMC, but with lower semiconductor area compared to mixed submodules MMC. Hence the proposed submodule enjoys all favourable features from the other submodule topologies. The particular merit of riding through dc faults without converter blocking makes the MMC that employs the proposed submodule a frontline candidate for cost-effective MTDC networks that employ relative cheap and slow dc
circuit breakers (especially as it has been demonstrated that the converter switches are not exposed to excessive current stresses beyond that can be tolerated by commercial IGBTs).

9. References


