Dynamically reconfigurable NoC with bus based interface for ease of integration and reduced design time

Balal Ahmad; Ali Ahmadinia; Tughrul Arslan

doi:10.1109/AHS.2008.38

Dynamically reconfigurable NoC with bus based interface for ease of integration and reduced design time

Balal Ahmad, Ali Ahmadinia, Tughrul Arslan

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

This paper demonstrates our implementation of a dynamically reconfigurable network on chip router with bus based interface. Our work targets heterogeneous integration of components in NoC architecture and includes modeling of reconfigurable components, processor cores and fixed IPs. The novelty of the proposed NoC lies in its ability to integrate standard non-packet based components thus reducing design time and ease of integration. A system consisting of an ARM processor, reconfigurable FFT, reconfigurable Viterbi decoder, memory controller and peripherals is considered with the option of system scalability for future upgrades.

Original language	English
Title of host publication	Proceedings of NASA/ESA Conference on Adaptive Hardware and Systems (AHS)
Publisher	IEEE
ISBN (Print)	9780769531663
DOIs	https://doi.org/10.1109/AHS.2008.38
Publication status	Published - 1 Jan 2008

Fingerprint

Keywords

network on chip
integration
NoC architecture
engineering

Cite this

Ahmad, B., Ahmadinia, A., & Arslan, T. (2008). Dynamically reconfigurable NoC with bus based interface for ease of integration and reduced design time. In Proceedings of NASA/ESA Conference on Adaptive Hardware and Systems (AHS) IEEE. https://doi.org/10.1109/AHS.2008.38

@inproceedings{6906f616405b4acbbad57765f49ccb0c,

title = "Dynamically reconfigurable NoC with bus based interface for ease of integration and reduced design time",

abstract = "This paper demonstrates our implementation of a dynamically reconfigurable network on chip router with bus based interface. Our work targets heterogeneous integration of components in NoC architecture and includes modeling of reconfigurable components, processor cores and fixed IPs. The novelty of the proposed NoC lies in its ability to integrate standard non-packet based components thus reducing design time and ease of integration. A system consisting of an ARM processor, reconfigurable FFT, reconfigurable Viterbi decoder, memory controller and peripherals is considered with the option of system scalability for future upgrades.",

keywords = "network on chip, integration, NoC architecture, engineering",

author = "Balal Ahmad and Ali Ahmadinia and Tughrul Arslan",

note = "<p>Paper presented at the NASA/ESA Conference on Adaptive Hardware and Systems (AHS), Noordwijk, The Netherlands, 22-25 June 2008. Proceedings ISBN: 9780769531663.</p>",

year = "2008",

month = jan,

day = "1",

doi = "10.1109/AHS.2008.38",

language = "English",

isbn = "9780769531663",

booktitle = "Proceedings of NASA/ESA Conference on Adaptive Hardware and Systems (AHS)",

publisher = "IEEE",

}

TY - GEN

T1 - Dynamically reconfigurable NoC with bus based interface for ease of integration and reduced design time

AU - Ahmad, Balal

AU - Ahmadinia, Ali

AU - Arslan, Tughrul

N1 - <p>Paper presented at the NASA/ESA Conference on Adaptive Hardware and Systems (AHS), Noordwijk, The Netherlands, 22-25 June 2008. Proceedings ISBN: 9780769531663.</p>

PY - 2008/1/1

Y1 - 2008/1/1

N2 - This paper demonstrates our implementation of a dynamically reconfigurable network on chip router with bus based interface. Our work targets heterogeneous integration of components in NoC architecture and includes modeling of reconfigurable components, processor cores and fixed IPs. The novelty of the proposed NoC lies in its ability to integrate standard non-packet based components thus reducing design time and ease of integration. A system consisting of an ARM processor, reconfigurable FFT, reconfigurable Viterbi decoder, memory controller and peripherals is considered with the option of system scalability for future upgrades.

AB - This paper demonstrates our implementation of a dynamically reconfigurable network on chip router with bus based interface. Our work targets heterogeneous integration of components in NoC architecture and includes modeling of reconfigurable components, processor cores and fixed IPs. The novelty of the proposed NoC lies in its ability to integrate standard non-packet based components thus reducing design time and ease of integration. A system consisting of an ARM processor, reconfigurable FFT, reconfigurable Viterbi decoder, memory controller and peripherals is considered with the option of system scalability for future upgrades.

KW - network on chip

KW - integration

KW - NoC architecture

KW - engineering

U2 - 10.1109/AHS.2008.38

DO - 10.1109/AHS.2008.38

M3 - Conference contribution

SN - 9780769531663

BT - Proceedings of NASA/ESA Conference on Adaptive Hardware and Systems (AHS)

PB - IEEE

ER -

Documents and Links

10.1109/AHS.2008.38

http://researchonline.gcu.ac.uk/sec/196