An efficient MIMO OFDM radix-2 single-path delay feedback FFT implementation on FPGA

Mohammed Dali, Ryan M. Gibson, Abbes Amira, Abderezak GUESSOUM, Naeem Ramzan

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This paper presents a Single-path Delay Feedback (SDF) architecture for implementing a Fast Fourier Transform (FFT) processor on FPGA for Multiple Input Multiple Output Orthogonal Frequency Division Multiplexing. An FPGA resource efficient and shared multiplier technique for parallel processing of two and four data streams is demonstrated and utilized for realization within the presented SDF architecture based on a radix-2 butterfly model. The presented approach allows significant utilization efficiency of FPGA hardware-based multiplier elements opposed to a relative 50% less efficiency within conventional radix-2 SDF FPGA implemented techniques. The FPGA implementation demonstrated significant FPGA space resource savings compared to conventional radix-2 SDF methods and has been evaluated with other relative hardware architecture techniques. Additionally, the presented architecture is suitable for implementing and scaling to any FFT size N in correspondence with N = 2 m . Furthermore, the proposed architecture is easily controlled through binary counter control signals. The presented architectures have been designed with Xilinx System Generator, realized and evaluated on a Virtex-5 FPGA XC5VSX240T-2FF1738 device.
Original languageEnglish
Title of host publication2015 NASA/ESA Conference on Adaptive Hardware and Systems (AHS)
Place of PublicationNew York
PublisherIEEE
ISBN (Electronic) 9781467375016
DOIs
Publication statusPublished - 3 Sep 2015

Fingerprint

MIMO systems
Fast Fourier transforms
Orthogonal frequency division multiplexing
Field programmable gate arrays (FPGA)
Feedback
Hardware
Processing

Keywords

  • field programmable gate arrays
  • registers
  • hardware
  • delays
  • table lookup
  • read only memory

Cite this

Dali, M., Gibson, R. M., Amira, A., GUESSOUM, A., & Ramzan, N. (2015). An efficient MIMO OFDM radix-2 single-path delay feedback FFT implementation on FPGA. In 2015 NASA/ESA Conference on Adaptive Hardware and Systems (AHS) New York: IEEE. https://doi.org/10.1109/AHS.2015.7231171
Dali, Mohammed ; Gibson, Ryan M. ; Amira, Abbes ; GUESSOUM, Abderezak ; Ramzan, Naeem. / An efficient MIMO OFDM radix-2 single-path delay feedback FFT implementation on FPGA. 2015 NASA/ESA Conference on Adaptive Hardware and Systems (AHS). New York : IEEE, 2015.
@inproceedings{3edc8a615d8846f8982ce5cbdd296bee,
title = "An efficient MIMO OFDM radix-2 single-path delay feedback FFT implementation on FPGA",
abstract = "This paper presents a Single-path Delay Feedback (SDF) architecture for implementing a Fast Fourier Transform (FFT) processor on FPGA for Multiple Input Multiple Output Orthogonal Frequency Division Multiplexing. An FPGA resource efficient and shared multiplier technique for parallel processing of two and four data streams is demonstrated and utilized for realization within the presented SDF architecture based on a radix-2 butterfly model. The presented approach allows significant utilization efficiency of FPGA hardware-based multiplier elements opposed to a relative 50{\%} less efficiency within conventional radix-2 SDF FPGA implemented techniques. The FPGA implementation demonstrated significant FPGA space resource savings compared to conventional radix-2 SDF methods and has been evaluated with other relative hardware architecture techniques. Additionally, the presented architecture is suitable for implementing and scaling to any FFT size N in correspondence with N = 2 m . Furthermore, the proposed architecture is easily controlled through binary counter control signals. The presented architectures have been designed with Xilinx System Generator, realized and evaluated on a Virtex-5 FPGA XC5VSX240T-2FF1738 device.",
keywords = "field programmable gate arrays, registers, hardware, delays, table lookup, read only memory",
author = "Mohammed Dali and Gibson, {Ryan M.} and Abbes Amira and Abderezak GUESSOUM and Naeem Ramzan",
year = "2015",
month = "9",
day = "3",
doi = "10.1109/AHS.2015.7231171",
language = "English",
booktitle = "2015 NASA/ESA Conference on Adaptive Hardware and Systems (AHS)",
publisher = "IEEE",

}

Dali, M, Gibson, RM, Amira, A, GUESSOUM, A & Ramzan, N 2015, An efficient MIMO OFDM radix-2 single-path delay feedback FFT implementation on FPGA. in 2015 NASA/ESA Conference on Adaptive Hardware and Systems (AHS). IEEE, New York. https://doi.org/10.1109/AHS.2015.7231171

An efficient MIMO OFDM radix-2 single-path delay feedback FFT implementation on FPGA. / Dali, Mohammed; Gibson, Ryan M.; Amira, Abbes; GUESSOUM, Abderezak; Ramzan, Naeem.

2015 NASA/ESA Conference on Adaptive Hardware and Systems (AHS). New York : IEEE, 2015.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - An efficient MIMO OFDM radix-2 single-path delay feedback FFT implementation on FPGA

AU - Dali, Mohammed

AU - Gibson, Ryan M.

AU - Amira, Abbes

AU - GUESSOUM, Abderezak

AU - Ramzan, Naeem

PY - 2015/9/3

Y1 - 2015/9/3

N2 - This paper presents a Single-path Delay Feedback (SDF) architecture for implementing a Fast Fourier Transform (FFT) processor on FPGA for Multiple Input Multiple Output Orthogonal Frequency Division Multiplexing. An FPGA resource efficient and shared multiplier technique for parallel processing of two and four data streams is demonstrated and utilized for realization within the presented SDF architecture based on a radix-2 butterfly model. The presented approach allows significant utilization efficiency of FPGA hardware-based multiplier elements opposed to a relative 50% less efficiency within conventional radix-2 SDF FPGA implemented techniques. The FPGA implementation demonstrated significant FPGA space resource savings compared to conventional radix-2 SDF methods and has been evaluated with other relative hardware architecture techniques. Additionally, the presented architecture is suitable for implementing and scaling to any FFT size N in correspondence with N = 2 m . Furthermore, the proposed architecture is easily controlled through binary counter control signals. The presented architectures have been designed with Xilinx System Generator, realized and evaluated on a Virtex-5 FPGA XC5VSX240T-2FF1738 device.

AB - This paper presents a Single-path Delay Feedback (SDF) architecture for implementing a Fast Fourier Transform (FFT) processor on FPGA for Multiple Input Multiple Output Orthogonal Frequency Division Multiplexing. An FPGA resource efficient and shared multiplier technique for parallel processing of two and four data streams is demonstrated and utilized for realization within the presented SDF architecture based on a radix-2 butterfly model. The presented approach allows significant utilization efficiency of FPGA hardware-based multiplier elements opposed to a relative 50% less efficiency within conventional radix-2 SDF FPGA implemented techniques. The FPGA implementation demonstrated significant FPGA space resource savings compared to conventional radix-2 SDF methods and has been evaluated with other relative hardware architecture techniques. Additionally, the presented architecture is suitable for implementing and scaling to any FFT size N in correspondence with N = 2 m . Furthermore, the proposed architecture is easily controlled through binary counter control signals. The presented architectures have been designed with Xilinx System Generator, realized and evaluated on a Virtex-5 FPGA XC5VSX240T-2FF1738 device.

KW - field programmable gate arrays

KW - registers

KW - hardware

KW - delays

KW - table lookup

KW - read only memory

U2 - 10.1109/AHS.2015.7231171

DO - 10.1109/AHS.2015.7231171

M3 - Conference contribution

BT - 2015 NASA/ESA Conference on Adaptive Hardware and Systems (AHS)

PB - IEEE

CY - New York

ER -

Dali M, Gibson RM, Amira A, GUESSOUM A, Ramzan N. An efficient MIMO OFDM radix-2 single-path delay feedback FFT implementation on FPGA. In 2015 NASA/ESA Conference on Adaptive Hardware and Systems (AHS). New York: IEEE. 2015 https://doi.org/10.1109/AHS.2015.7231171