A state based framework for efficient system-level power estimation of of costum reconfigurable cores

Ali Ahmadinia, Balal Ahmad, Tughrul Arslan

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Abstract

    This paper presents a new system level power estimation methodology based on transaction level modeling for costum reconfigurable cores. The methodology can lead to significant improvement in trade-off between accuracy and efficiency of power estimation at system level. A SystemC based simulation environment is presented that allows rapid introduction of a power model into the executable specification of a sophisticated reconfigurable hardware design.

    Original languageEnglish
    Title of host publicationProceedings of the International Symposium on System-on-Chip (SoC)
    PublisherIEEE
    ISBN (Print)9781424425419
    DOIs
    Publication statusPublished - 1 Jan 2008

    Keywords

    • power estimation methodology
    • reconfigurable systems
    • engineering

    Fingerprint Dive into the research topics of 'A state based framework for efficient system-level power estimation of of costum reconfigurable cores'. Together they form a unique fingerprint.

  • Cite this

    Ahmadinia, A., Ahmad, B., & Arslan, T. (2008). A state based framework for efficient system-level power estimation of of costum reconfigurable cores. In Proceedings of the International Symposium on System-on-Chip (SoC) IEEE. https://doi.org/10.1109/ISSOC.2008.4694889