A single chip system for ECG feature extraction

Sasa Knezevic, Radovan Stojanovic, Dejan Karadaglic, Bogdan Asanin

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    48 Downloads (Pure)

    Abstract

    This paper proposes an on-line system for feature extraction from ECG signal. The QRS detector, RR interval calculator, heart rate calculator and additional modules are developed in VHDL code and embedded in a single FPGA chip. The overall design has a low hardware occupation, 1838 LEs, and minimal number of setting parameters, only two, sampling and clock rates. The achieved accuracy is 97.5%. As such, it is very suitable for embedding in wearable health care systems, portable instruments and telemedicine devices. The methodology for QRS detection, system architecture and preliminary testing results are presented.
    Original languageEnglish
    Title of host publicationEmbedded Computing (MECO), 2013 2nd Mediterranean Conference on
    PublisherIEEE
    Pages88-92
    Number of pages5
    ISBN (Print)978-9940-9436-1-5
    DOIs
    Publication statusPublished - 2013

    Fingerprint

    Computer hardware description languages
    Telemedicine
    Online systems
    Electrocardiography
    Health care
    Field programmable gate arrays (FPGA)
    Feature extraction
    Clocks
    Sampling
    Detectors
    Hardware
    Testing

    Keywords

    • FPGA
    • discrete wavelet transform
    • QRS complex
    • RR interval
    • heart rate detection

    Cite this

    Knezevic, S., Stojanovic, R., Karadaglic, D., & Asanin, B. (2013). A single chip system for ECG feature extraction. In Embedded Computing (MECO), 2013 2nd Mediterranean Conference on (pp. 88-92). IEEE. https://doi.org/10.1109/MECO.2013.6601325
    Knezevic, Sasa ; Stojanovic, Radovan ; Karadaglic, Dejan ; Asanin, Bogdan. / A single chip system for ECG feature extraction. Embedded Computing (MECO), 2013 2nd Mediterranean Conference on . IEEE, 2013. pp. 88-92
    @inproceedings{6d80bec8ecf64d9395b9ac3dd83de431,
    title = "A single chip system for ECG feature extraction",
    abstract = "This paper proposes an on-line system for feature extraction from ECG signal. The QRS detector, RR interval calculator, heart rate calculator and additional modules are developed in VHDL code and embedded in a single FPGA chip. The overall design has a low hardware occupation, 1838 LEs, and minimal number of setting parameters, only two, sampling and clock rates. The achieved accuracy is 97.5{\%}. As such, it is very suitable for embedding in wearable health care systems, portable instruments and telemedicine devices. The methodology for QRS detection, system architecture and preliminary testing results are presented.",
    keywords = "FPGA, discrete wavelet transform, QRS complex, RR interval, heart rate detection",
    author = "Sasa Knezevic and Radovan Stojanovic and Dejan Karadaglic and Bogdan Asanin",
    year = "2013",
    doi = "10.1109/MECO.2013.6601325",
    language = "English",
    isbn = "978-9940-9436-1-5",
    pages = "88--92",
    booktitle = "Embedded Computing (MECO), 2013 2nd Mediterranean Conference on",
    publisher = "IEEE",

    }

    Knezevic, S, Stojanovic, R, Karadaglic, D & Asanin, B 2013, A single chip system for ECG feature extraction. in Embedded Computing (MECO), 2013 2nd Mediterranean Conference on . IEEE, pp. 88-92. https://doi.org/10.1109/MECO.2013.6601325

    A single chip system for ECG feature extraction. / Knezevic, Sasa; Stojanovic, Radovan; Karadaglic, Dejan; Asanin, Bogdan.

    Embedded Computing (MECO), 2013 2nd Mediterranean Conference on . IEEE, 2013. p. 88-92.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    TY - GEN

    T1 - A single chip system for ECG feature extraction

    AU - Knezevic, Sasa

    AU - Stojanovic, Radovan

    AU - Karadaglic, Dejan

    AU - Asanin, Bogdan

    PY - 2013

    Y1 - 2013

    N2 - This paper proposes an on-line system for feature extraction from ECG signal. The QRS detector, RR interval calculator, heart rate calculator and additional modules are developed in VHDL code and embedded in a single FPGA chip. The overall design has a low hardware occupation, 1838 LEs, and minimal number of setting parameters, only two, sampling and clock rates. The achieved accuracy is 97.5%. As such, it is very suitable for embedding in wearable health care systems, portable instruments and telemedicine devices. The methodology for QRS detection, system architecture and preliminary testing results are presented.

    AB - This paper proposes an on-line system for feature extraction from ECG signal. The QRS detector, RR interval calculator, heart rate calculator and additional modules are developed in VHDL code and embedded in a single FPGA chip. The overall design has a low hardware occupation, 1838 LEs, and minimal number of setting parameters, only two, sampling and clock rates. The achieved accuracy is 97.5%. As such, it is very suitable for embedding in wearable health care systems, portable instruments and telemedicine devices. The methodology for QRS detection, system architecture and preliminary testing results are presented.

    KW - FPGA

    KW - discrete wavelet transform

    KW - QRS complex

    KW - RR interval

    KW - heart rate detection

    U2 - 10.1109/MECO.2013.6601325

    DO - 10.1109/MECO.2013.6601325

    M3 - Conference contribution

    SN - 978-9940-9436-1-5

    SP - 88

    EP - 92

    BT - Embedded Computing (MECO), 2013 2nd Mediterranean Conference on

    PB - IEEE

    ER -

    Knezevic S, Stojanovic R, Karadaglic D, Asanin B. A single chip system for ECG feature extraction. In Embedded Computing (MECO), 2013 2nd Mediterranean Conference on . IEEE. 2013. p. 88-92 https://doi.org/10.1109/MECO.2013.6601325